

## 20A, 600V N-CHANNEL MOSFET

### GENERAL DESCRIPTION

SVF20N60F is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary F-Cell™ structure VDMOS technology. The improved planar stripe cell and the improved guard ring terminal have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power suppliers, DC-DC converters and H-bridge PWM motor drivers.

### FEATURES

- ◆ 20A,600V, $R_{DS(on)(typ.)}=0.28\Omega @ V_{GS}=10V$
- ◆ Low gate charge
- ◆ Low Crss
- ◆ Fast switching
- ◆ Improved dv/dt capability

### ORDERING INFORMATION

Part No.	Package	Marking	Hazardous Substance Control	Packing Type
SVF20N60F	TO-220F-3L	SVF20N60F	Pb free	Tube





## ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Characteristics		Symbol	Ratings	Unit
Drain-Source Voltage		$V_{DS}$	600	V
Gate-Source Voltage		$V_{GS}$	$\pm 30$	V
Drain Current	$T_C=25^\circ\text{C}$	$I_D$	20	A
	$T_C=100^\circ\text{C}$		12.6	
Drain Current Pulsed		$I_{DM}$	80	A
Power Dissipation( $T_C=25^\circ\text{C}$ ) -Derate above $25^\circ\text{C}$		$P_D$	74	W
			0.59	W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy (Note 1)		$E_{AS}$	1433	mJ
Operation Junction Temperature Range		$T_J$	-55~+150	$^\circ\text{C}$
Storage Temperature Range		$T_{stg}$	-55~+150	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.69	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

## ELECTRICAL CHARACTERISTICS ( $T_J=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	600	--	--	V
Drain-Source Leakage Current	$I_{DSS}$	$V_{DS}=600\text{V}, V_{GS}=0\text{V}$	--	--	1.0	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 30\text{V}, V_{DS}=0\text{V}$	--	--	$\pm 100$	nA
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{GS}=V_{DS}, I_D=250\mu\text{A}$	2.0	--	4.0	V
Static Drain- Source On State Resistance	$R_{DS(on)}$	$V_{GS}=10\text{V}, I_D=10\text{A}$	--	0.28	0.35	$\Omega$
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{V}, V_{GS}=0\text{V}, f=1.0\text{MHz}$	--	2708	--	pF
Output Capacitance	$C_{oss}$		--	293	--	
Reverse Transfer Capacitance	$C_{rss}$		--	6.6	--	
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=300\text{V}, I_D=20\text{A}, R_G=25\Omega$ (Note2,3)	--	27	--	ns
Turn-on Rise Time	$t_r$		--	44	--	
Turn-off Delay Time	$t_{d(off)}$		--	82	--	
Turn-off Fall Time	$t_f$		--	44	--	
Total Gate Charge	$Q_g$	$V_{DS}=480\text{V}, I_D=20\text{A}, V_{GS}=10\text{V}$ (Note2,3)	--	47	--	nC
Gate-Source Charge	$Q_{gs}$		--	14	--	
Gate-Drain Charge	$Q_{gd}$		--	15	--	



### SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS


Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	$I_S$	Integral Reverse P-N Junction Diode in the MOSFET	--	--	20	A
Pulsed Source Current	$I_{SM}$		--	--	80	
Diode Forward Voltage	$V_{SD}$	$I_S=20A, V_{GS}=0V$	--	--	1.4	V
Reverse Recovery Time	$T_{rr}$	$I_S=20A, V_{GS}=0V,$ $dI_F/dt=100A/\mu s$	--	630	--	ns
Reverse Recovery Charge	$Q_{rr}$	(Note 2)	--	8.2	--	$\mu C$

**Notes:**

1.  $L=30mH, I_{AS}=9.45A, V_{DD}=100V, R_G=25\Omega$ , starting  $T_{B_{JB}}=25^\circ C$ ;
2. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty cycle  $\leq 2\%$ ;
3. Essentially independent of operating temperature.



## TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS (CONTINUED)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9. Max. Safe Operating Area







Figure 10. Maximum Drain Current vs. Case Temperature







### TYPICAL TEST CIRCUIT



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform





## PACKAGE OUTLINE

TO-220F-3L		UNIT: mm		
SYMBOL	MILLIMETER			
	MIN	NOM	MAX	
A	4.42	4.70	5.02	
A1	2.30	2.54	2.80	
A3	2.50	2.76	3.10	
b	0.70	0.80	0.90	
b2	—	—	1.47	
c	0.35	0.50	0.65	
D	15.25	15.87	16.25	
D1	15.30	15.75	16.30	
D2	9.30	9.80	10.30	
E	9.73	10.16	10.36	
e	2.54BSC			
H1	6.40	6.68	7.00	
L	12.48	12.98	13.48	
L1	—	—	3.50	
φP	3.00	3.18	3.40	
Q	3.05	3.30	3.55	

### Important notice :

1. The instructions are subject to change without notice!
2. Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current. Please read the instructions carefully before using our products, including the circuit operation precautions.
3. Our products are consumer electronic products or the other civil electronic products.
4. When using our products, please do not exceed the maximum rating of the products, otherwise the reliability of the whole machine will be affected. There is a certain possibility of failure or malfunction of any semiconductor product under specific conditions. The buyer is responsible for complying with safety standards and taking safety measures when using our products for system design, sample and whole machine manufacturing, so as to avoid potential failure risk that may cause personal injury or property loss.
5. It is strongly recommended to identify the trademark when buying our products. Please contact us if there is any question.
6. Product promotion is endless, our company will wholeheartedly provide customers with better products!
7. Website: <http://www.silan.com.cn>

---

Part No.: **SVF20N60F** Document Type: **Datasheet**  
Copyright: **HANGZHOU SILAN MICROELECTRONICS CO.,LTD** Website: **<http://www.silan.com.cn>**

---

Rev.: **1.9**

Revision History:

1. Delete package of TO-3P
- 

Rev.: **1.8**

Revision History:

1. Update electrical drawings and typical circuit diagrams
- 

Rev.: **1.7**

Revision History:

1. Deleted NOMENCLATURE
  2. Modify Important notice.
- 

Rev.: **1.6**

Revision History:

1. Modify the EAS test condition.
- 

Rev.: **1.5**

Revision History:

1. Modify the package information of TO-220F-3L
- 

Rev.: **1.4**

Revision History:

1. Modify the thermal characteristics
- 

Rev.: **1.3**

Revision History:

1. Modify the ordering information
- 

Rev.: **1.2**

Revision History:

1. Change the schematic diagram of MOS
- 

Rev.: **1.1**

Revision History:

1. Add the package of TO-3PN
- 

Rev.: **1.0**

Revision History:

1. Initial release
- 
-