

4A, 700V N-CHANNEL MOSFET


GENERAL DESCRIPTION

SVF4N70MJ is an N-channel enhancement mode power MOS field effect transistor which is produced using Silan proprietary F-Cell™ high-voltage planar VDMOS technology. The improved process and cell structure have been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.


These devices are widely used in AC-DC power supplies, DC-DC converters and H-bridge PWM motor drivers.

FEATURES

- ♦ 4A,700V,RDS(on)(typ)=2.5Ω@VGS=10V
- ♦ Low gate charge
- ♦ Low Crss
- ♦ Fast switching
- ♦ Improved dv/dt capability



1.Gate 2.Drain 3.Source



TO-251J-3L

ORDERING INFORMATION

Part No.	Package	Marking	Hazardous Substance Control	Packing Type
SVF4N70MJ	TO-251J-3L	SVF4N70MJ	Halogen free	Tube

ABSOLUTE MAXIMUM RATINGS (T_C=25°C UNLESS OTHERWISE NOTED)

Characteristics		Symbol	Rating	Unit
Drain-Source Voltage		V _{DS}	700	V
Gate-Source Voltage		V _{GS}	±30	V
Drain Current	T _C =25°C	I _D	4.0	A
	T _C =100°C		2.53	
Drain Current Pulsed		I _{DM}	16.0	A
Power Dissipation(T _C =25°C)		P _D	80	W
-Derate above 25°C			0.64	W/°C
Single Pulsed Avalanche Energy (Note 1)		E _{AS}	242	mJ
Operation Junction Temperature Range		T _{stg}	-55~+150	°C
Storage Temperature Range		I _{DM}	-55~+150	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Rating	Unit
Thermal Resistance, Junction-to-Case	R _{θJC}	1.56	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.0	°C/W

ELECTRICAL CHARACTERISTICS (T_C=25°C UNLESS OTHERWISE NOTED)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	700	--	--	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =700V, V _{GS} =0V	--	--	1.0	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±30V, V _{DS} =0V	--	--	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D =250μA	2.0	--	4.0	V
Static Drain- Source On State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =2.0A	--	2.5	3.0	Ω
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1.0MHz	--	570.00	--	pF
Output Capacitance	C _{oss}		--	58.30	--	
Reverse Transfer Capacitance	C _{rss}		--	2.91	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} =350V, R _G =25 Ω , I _D =4.0A (Note2, 3)	--	15.87	--	ns
Turn-on Rise Time	t _r		--	28.60	--	
Turn-off Delay Time	t _{d(off)}		--	39.07	--	
Turn-off Fall Time	t _f		--	29.60	--	
Total Gate Charge	Q _g	V _{DS} =560V, I _D =4.0A, V _{GS} =10V (Note 2, 3)	--	13.33	--	nC
Gate-Source Charge	Q _{gs}		--	3.58	--	
Gate-Drain Charge	Q _{gd}		--	5.76	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I_S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	4.0	A
Pulsed Source Current	I_{SM}		--	--	16.0	
Diode Forward Voltage	V_{SD}	$I_S=4.0A, V_{GS}=0V$	--	--	1.4	V
Reverse Recovery Time	T_{rr}	$I_S=4.0A, V_{GS}=0V, di_F/dt=100A/\mu S$	--	437.0	--	ns
Reverse Recovery Charge	Q_{rr}		--	2.2	--	μC

Notes:

1. $L=30mH, I_{AS}=3.72A, V_{D0}=100V, R_G=25\Omega$, starting $T_J=25^\circ C$;
2. Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage





Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature





TYPICAL CHARACTERISTICS(CONTINUED)

Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9. Max. Safe Operating Area







Figure 10. Maximum Drain Current vs. Case Temperature





TYPICAL TEST CIRCUIT



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform




Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE

TO-251J-3L

Unit: mm



Important notice :

- The instructions are subject to change without notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- Our products are consumer electronic products, and / or civil electronic products.
- When using our products, please do not exceed the maximum rating of the products, otherwise the reliability of the whole machine will be affected. There is a certain possibility of failure or malfunction of any semiconductor product under specific conditions. The buyer is responsible for complying with safety standards and taking safety measures when using our products for system design, sample and whole machine manufacturing, so as to avoid potential failure risk that may cause personal injury or property loss.
- It is strongly recommended to identify the trademark when buying our products. Please contact us if there is any question.
- When exporting, using and reselling our products, buyer must comply with the international export control laws and regulations of China, the United States, the United Kingdom, the European Union and other countries & regions.
- Product promotion is endless, our company will wholeheartedly provide customers with better products!
- Website: <http://www.silan.com.cn>

Part No.:	SVF4N70MJ	Document Type:	Datasheet
Copyright:	HANGZHOU SILAN MICROELECTRONICS CO., LTD	Website:	http://www.silan.com.cn

Rev.: 1.7

Revision History:

1. Deleted NOMENCLATURE
 2. Modify Important notice
-

Rev.: 1.6

Revision History:

1. Update the package outline of TO-251J-3L
-

Rev.: 1.5

Revision History:

1. Modify the value of $R_{DS(on)}$, update Figure SOA
-

Rev.: 1.4

Revision History:

1. Modify the thermal characteristics
-

Rev.: 1.3

Revision History:

1. Modify the ordering information
-

Rev.: 1.2

Revision History:

1. Change the schematic diagram of MOS
-

Rev.: 1.1

Revision History:

1. Modify "ORDERING INFORMATION"
-

Rev.: 1.0

Revision History:

1. Initial release
-
-